05-23-00

A

PATENT APPLICATION TRANSMITTAL LETTER
(Large Entity)

Docket No.
INTL-0360-US (P8599)

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Transmitted herewith for filing under 35 U.S.C. 111 and 37 C.F.R. 1.53 is the patent application of:

JUN SHI and ANIMESH MISHRA

For: **GENERATING SEPARATE ANALOG AUDIO PROGRAMS FROM A DIGITAL LINK**

Enclosed are:

☒ Certificate of Mailing with Express Mail Mailing Label No.   **EL541982766US**

☒ **Three (3)**   sheets of drawings.

☐ A certified copy of a   application.

☒ Declaration   ☒ Signed.   ☐ Unsigned.

☒ Power of Attorney

☐ Information Disclosure Statement

☐ Preliminary Amendment

☒ Other: **Recordation Form Cover Sheet; Assignment and check for $40.**

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate		Fee
Total Claims	22	- 20 =	2	x	$18.00	$36.00
Indep. Claims	5	- 3 =	2	x	$78.00	$156.00
Multiple Dependent Claims (check if applicable) ☐						$0.00
					BASIC FEE	$690.00
					TOTAL FILING FEE	$882.00

☒ A check in the amount of   **$882.00**   to cover the filing fee is enclosed.

☒ The Commissioner is hereby authorized to charge and credit Deposit Account No.   **20-1504**
   as described below. A duplicate copy of this sheet is enclosed.

   ☐ Charge the amount of   as filing fee.

   ☒ Credit any overpayment.

   ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.

   ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance,
      pursuant to 37 C.F.R. 1.311(b).

Dated: **May 22, 2000**

Signature

**Timothy N. Trop, Reg. No. 28,994
TROP, PRUNER & HU, P.C.
8554 Katy Freeway, Suite 100
Houston, Texas 77024
Phone: (713) 468-8880
Fax: (713) 468-8883**

CC:

Customer No. 21906

P01LARGE/REV07

APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE: GENERATING SEPARATE ANALOG AUDIO
PROGRAMS FROM A DIGITAL LINK

INVENTORS: JUN SHI AND ANIMESH MISHRA

Express Mail No.: EL541982766US

Date: May 22, 2000

GENERATING SEPARATE ANALOG
AUDIO PROGRAMS FROM A DIGITAL LINK

Background

This invention relates generally to audio codecs for processor-based systems.

An audio codec receives digital audio information,

5   converts it to an analog format and mixes that audio information with other data for play by a processor-based system. Generally, the codec is controlled by an audio controller, also known as an audio accelerator, coupled to a bus. The audio accelerator is in turn controlled by the

10   processor.

Many processor-based systems are now being used for relatively elaborate audio functions. For example, processor-based systems may be used to receive digital radio, television and stereo system signals and to play

15   those signals in a unified system. Digital television signals may be received through a cable or satellite connection. In addition, processor-based systems may be utilized to record digital audio information received from a variety of sources.

20   Conventional codecs, however, handle one audio program at any one time. For example, the Audio Codec '97 (AC'97) Specification, Revision 2.1, dated May 22, 1998, available from Intel Corporation, describes an audio codec that

1

receives a digital stereo channel pair and converts that pair into an analog stereo channel pair. The term "pair" refers to the two channels conventionally called the left and the right channels in stereo systems. The converted

5   analog stereo channel pair may be mixed with other information in a mixer within the codec. The mixer is also coupled to an analog to digital converter that provides an output from the mixer to the digital link.

The AC'97 codec is amenable to handling only one audio

10   program at a time. It is not amenable, for example, to simultaneously recording and playing a television program.

Thus, there is a need for a codec that supports the increasing demands being placed on processor-based systems for handling more than one audio program at a time.

Brief Description of the Drawings

15   Figure 1 is a block depiction of a processor-based system, in accordance with one embodiment of the present invention;

Figure 2 is a block depiction of the codec of Figure

20   1, in accordance with one embodiment of the present invention; and

Figure 3 is a flow chart for software in accordance with one embodiment of the present invention.

Detailed Description

A processor-based system 10, shown in Figure 1, may be a conventional desktop, laptop or handheld computer system or a processor-based web appliance device. In one
5   embodiment of the present invention, the system 10 may be a set-top box in which the display 36 is a television receiver. In fact, the set-top box may sit on top of a conventional television receiver.

In accordance with one embodiment of the present
10   invention, the system 10 may handle more than one audio program at a time. An audio program is a stereo or monaural file that is received over a digital link. The audio program may include voice, music, or television sound, as examples. In some embodiments of the present invention,
15   the system 10 may play one audio program at the same time it is recording another audio program.

The system 10 includes a processor 12 coupled to a north bridge 16. The north bridge 16 couples the system memory 20 and a video and graphics bus 23. The north
20   bridge 16 may include a graphics controller and a memory controller. The bus 22 may be coupled to a decoder 34 that is coupled to the display 36, such as a television receiver or monitor. The decoder 34 may be coupled to a demodulator/tuner 37. The decoder 34 may also include
25   video digital to analog converters and a demultiplexer. The decoder 34 may, for example, decode data compressed

according to one of the standards promulgated by the Motion
Picture Experts Group, such as for International
Organization for Standarisation (Geneva, Switzerland)
ISO/TEC 11172 (1993).

5   One compressed television program may be decoded by
the decoder 34 so that uncompressed video data is sent to
the south bridge 38 over the bus 22. At the same time
another program may be processed by the processor 12 and
north bridge 16.

10   The south bridge 38 forwards the audio data to the
coder/decoder or codec 26 through a digital link 54. In
accordance with one embodiment of the present invention,
the digital link 54 and the codec 26 may be compliant with
the AC'97 specification. The codec 26 receives a digital

15 signal over the digital link 54 and provides an analog
output to a sound system 30 that includes an amplifier and
speakers. The speakers may be a part of a television
receiver 36 or other entertainment device.

      The south bridge 38 also couples a compact disk player

20 44 and a hard disk drive 42. In one embodiment of the
present invention, the hard disk drive 42 may be utilized
to record an audio program. For example, the system 10 may
record an audio program on the hard disk drive 42 at the
same time the system 10 is playing an audio program

25 received from the compact disk player 44.

Thus, in some embodiments of the present invention, digital audio programs may be received through the demodulator/tuner 37 which may be coupled, for example to a satellite or cable connection. The received data is forwarded to the decoder 34, which separates video, audio and other data streams and sends audio data to the north bridge 16. One of those audio programs may be recorded, for example on the hard disk drive 42 at the same time another audio program is being played over the sound system 30. In some embodiments of the present invention, a third audio program may be handled by the codec 26 at the same time as the other two audio programs.

The south bridge 38 may also couple a firmware hub 52 used for booting the system 10. In one embodiment, the hub 52 may be a nonvolatile memory, such as a flash memory, that also stores information such as channel number, volume settings and the like when the system 10 is powered down.

Referring to Figure 2, the codec 26 receives at least two digital audio programs over the digital link 54. The codec 26 includes a digital interface 56. The digital interface 56 provides a plurality of monaural channels and stereo channel pairs. For example, the digital interface 56 may provide a channel pair to a pair of digital to analog converters 58. Each of the pair of converters 58 may convert one of a left and right stereo channel, in a

digital format, to an analog format. A power management module 78 provides power management for the codec 26.

Similarly, the digital interface 56 may include a pair of channels that receive an analog input from an analog to
5   digital converter pair 60. Moreover, the digital interface 56 may provide another channel pair to another pair of digital to analog converters 80. Each of the digital to analog converter pairs 58 and 80 are coupled to a different analog mixer 62 or 82. The mixers 62 and 82 mix the
10   information from the digital to analog converters 58 and 80, respectively, with other information that may be received by the codec 26. In addition, the mixers 62 and 82 may provide audio gain control. A line output 84 is provided for the mixer 82.
15   Also coupled to the digital interface 56 is a Sony/Phillips digital interconnect format (S/PDIF) formatter 86. The S/PDIF is described in the IEC 60958 (1989) Standard titled, "Digital Audio Interface" (IEC 60958 (1989)) by the International Electrotechnical
20   Commission and available from American National Standards Institute, New York, New York 10036. The formatter 86 may receive an S/PDIF audio program from the digital interface 56 and may provide the program, in appropriate format, to a pair of left and right channels 88 and 90.
25   The S/PDIF format carries a stereo channel pair with a sampling rate of up to 45 kilosamples per second and a

sample precision of up to 24 bits. An S/PDIF physical link
uses a biphase Manchester coded stream. Manchester coding
combines a data stream, with a clock on a single channel,
with up to two transitions on the line for each bit

5   conveyed. There is a line transition at each end of a bit
and a central transition if the data is a one. The S/PDIF
also carries a subcode that indicates the current track
number and current time within the track.

          In some cases, the digital link 54 may provide data

10   faster than the formatter 86 can handle that data. If
there is any mismatching between the data sending rate from
the data consuming rate, a software driver may be used to
apply stuffing data to a pair of slots in the digital
interface 56. One of those slots may include a control

15   word that tells whether the data in the two slots are real
data or stuffing data. The formatter 86 may also include a
phase locked loop circuit for generating signals of the
desired frequencies.

          The formatter 86 in some embodiments of the present

20   invention may output the same audio program as the digital
to analog converter 80. Alternatively, the formatter 86
may handle a third audio program.

          Audio programs may be swapped, on the fly, between the
digital to analog converter pair 80 and the digital to

25   analog converter pair 58 by software. Thus, a first
channel may be recorded while watching a second channel.

One can easily switch to recording the second channel while watching the first channel, without reconnecting cables to external recording peripherals.

In one embodiment of the present invention, the
5   digital link 54 provides stereo pulse code modulated (PCM) signals. The digital to analog converters 58 and 80 may operate at 48 kilohertz.

The mixer 62 may receive signals from the digital to analog converter pair 58 as well as from two pairs of
10   stereo channels 70 and 72 and a pair of monaural channels 74 and 76. The various input channels may be mixed and gain control may be provided. The mixer 62 may output a pair of left and right line out channels 64 and 66 and a monaural output 68. Thus, an output signal may be provided
15   to an output jack for a stereo mix of all sources and a headphone jack, as one example. The line input channels 70, 72, 74 and 76 then receive a variety of analog inputs from external sources. The monaural output 68 may, for example, be utilized by a telephone system. One of the
20   line inputs 70 or 72 may also include a signal from the compact disk player 44.

The software 92 for controlling the codec 26, in accordance with one embodiment of the present invention is shown in Figure 3. The software 92 may be stored on the
25   hard disk drive 42 in one embodiment.

Initially, the software 92 checks, at diamond 94, to determine whether a request has been received to switch the output or input ports of the codec 26. For example, if the user is recording a first audio program on the line out 64

5   and playing a second audio program through the line out 84 to the display 36, the user may thereafter wish to play the program on the line out 64 on the television and record the program on the line out 84. To do this without having to reconnect the peripheral devices to the different line

10   outs, the user may provide an input to the processor-based system 10 through a graphical user interface. The user may request a switch of the information fed to the various outputs. For example, the processor 12 may control the digital interface 56 and its multiplexer to change the data

15   that is fed to the various output ports of the digital interface 56.

Thus, as indicated in Figure 3, when a switch request is received, as determined in diamond 94, it may cause a signal to be sent to the digital interface 56 to change the

20   multiplexer output ports as indicated in block 96.

If no switch request is received or after implementing a switch request, a check at block 98 determines whether the data rates of the various components connected to the codec 26 are compatible with the codec's data rates. If a

25   peripheral device such as one connected to the S/PDIF formatter 86 output lines 88 and 90 is unable to utilize

9

the data rate provided by the codec 26, as determined in diamond 100, the processor 12 may modify the data rates as indicated in block 102.

The system 10 may determine that the data rates are incompatible in a number of different fashions. In one case, the codec 26 may receive a signal from the processor 12 (or the peripheral device) indicating that the data rate cannot be handled. In another case, the processor 12 may obtain information such as a device ID from each coupled peripheral. Based on a database of available data rates for available components, the processor 12 may determine that the data rate produced by the codec 26 is incompatible with a particular peripheral device.

The data rate may be adjusted in a number of ways. In one case, the data rate maybe adjusted in the digital interface 56. The processor 12 may generate a signal that selects a different data rate for a given port in the digital interface 56. The digital interface 56 may include a plurality of data rates for each of a plurality of output ports.

In another case, the processor 12 may cause the audio accelerator 24 to provide stuffing to effectively decrease the data rate of data provided to a particular port. In still another case, the formatter 86 may be commanded by the processor 12 to slow the data rate, for example by providing stuffing or other conventional means.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended

5   claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.

What is claimed is:

1   1.   A codec comprising:

2   a digital interface including a plurality of

3 stereo channel pairs;

4   a first pair of digital to analog converters

5 coupled to one of said stereo channel pairs;

6   a second pair of digital to analog converters

7 coupled to another one of said stereo channel pairs;

8   a pair of analog mixers each outputting a

9 separate audio program, each of said mixers coupled to one

10 of said first and second pairs of digital to analog

11 converters; and

12   a pair of analog to digital converters coupled to

13 another one of said stereo channel pairs, one of said

14 mixers also coupled to said pair of analog to digital

15 converters.

1   2.   The codec of claim 1 further including a

2 Sony/Phillips digital interconnect formatter.

1   3.   The codec of claim 1 wherein said digital

2 interface includes a plurality of programmable ports so

3 that the connections from the digital interface to said

4 digital-to-analog converters may be changed.

1   4.   The codec of claim 1 wherein said digital

2 interface has a programmably changeable output data rate.

1   5.   A processor-based system comprising:

2   a processor;

3   an audio accelerator coupled to said processor;

4   a codec coupled to said audio accelerator, said

5   codec including a digital interface including a plurality

6   of stereo channel pairs, a first pair of digital analog

7   converters coupled to one of said stereo channel pairs, a

8   second pair of digital-to-analog converters coupled to

9   another one of said stereo channel pairs and a pair of

10 analog mixers each outputting a separate audio program,

11 each of said mixers coupled to one of said first and second

12 pairs of digital-to-analog converters.

1   6.   The processor-based system of claim 5 wherein

2   said codec further includes a pair of analog-to-digital

3   converters coupled to another one of said stereo channel

4   pairs, one of said mixers also coupled to said pair of

5   analog-to-digital converters.

1   7.   The processor-based system of claim 6 wherein

2   said system may simultaneously play one audio program while

3   recording another audio program.

1   8.   The system of claim 5 wherein said system can

2   process two separate audio programs at the same time.

13

1   9.   The processor-based system of claim 5 further

2 including a Sony/Phillips digital interconnect formatter.

1   10.   The processor-based system of claim 5 wherein

2 said digital interface includes a plurality of programmable

3 ports so that the connections from the digital interface to

4 said digital-to-analog converters may be changed.

1   11.   The processor-based system of claim 5 wherein

2 said digital interface has a programmably changeable output

3 data rate.

1   12.   A method comprising:

2   receiving at least two digital audio programs in

3 a codec;

4   converting each of said digital audio programs to

5 an analog format and mixing each digital program; and

6   providing an analog output for each audio

7 program.

1   13.   The method of claim 12 including receiving a

2 third audio program in a Sony/Phillips digital interconnect

3 format, formatting said third audio program and outputting

4 said third audio program.

14

1   14. The method of claim 12 including outputting each
2   of said audio programs through a different codec port and
3   programmably changing the assignment of said programs to
4   said ports.

1   15. The method of claim 12 including programmably
2   changing the data rate of at least one of said audio
3   programs.

1   16. The method of claim 12 including mixing one of
2   said audio programs in analog format with another analog
3   signal.

1   17. An article comprising a medium storing
2   instructions that enable a processor-based system to:
3   receive at least two digital audio programs;
4   convert each of said digital audio programs to an
5   analog format;
6   output each of said audio programs to a different
7   port; and
8   programmably change the assignment of said
9   programs to said ports.

1   18. The article of claim 17 further storing
2   instructions that enable said processor-based system to

15

3   programmably change the data rate of at least one of said

4   audio programs.

1   19.   The article of claim 17 further storing

2   instructions that enable the processor-based system to play

3   one audio program while recording another audio program.

1   20.   An article comprising a medium storing

2   instructions that enable a processor-based system to:

3   receive at least two digital audio programs;

4   convert each of said digital audio programs to an

5   analog format; and

6   programmably change the data rate of at least one

7   of said audio programs.

1   21.   The article of claim 20 further storing

2   instructions that enable the processor-based system to

3   output each of said audio programs through a different port

4   and programmably change the assignment of said programs to

5   said ports.

1   22.   The article of claim 20 further storing

2   instructions that enable the processor-based system to play

3   one audio program while recording another audio program.

GENERATING SEPARATE ANALOG
<u>AUDIO PROGRAMS FROM A DIGITAL LINK</u>

<u>Abstract of the Disclosure</u>

A codec in a processor-based system handles at least two separate audio programs at the same time. This may be useful, for example, for simultaneously playing one audio

5 program while recording another audio program. A first digital to analog converter pair may be coupled to a first mixer and a second digital to analog converter pair may include a second mixer. Thus, two separate audio programs may be handled at the same time, each by a separate digital

10 to analog converter and mixer.

FIG. 1

FIG. 2

FIG. 3

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

GENERATING SEPARATE ANALOG AUDIO PROGRAMS FROM A DIGITAL LINK

the specification of which

X	is attached hereto.
	was filed on _____ as
	United States Application Number _____
	or PCT International Application Number _____
	and was amended on _____
	(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate Issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):   Priority Claimed

Number	(Country)	(Day/Month/Year Filed)	Yes	No
Number	(Country)	(Day/Month/Year Filed)	Yes	No
Number	(Country)	(Day/Month/Year Filed)	Yes	No

I hereby claim the benefit under title 35, United States Code, Section 119(e) of the United States provisional application(s) listed below:

(Application Number)	(Filing Date)

(Application Number)	(Filing Date)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

(Application Number)	Filing Date	(Status-patented, pending, abandoned)

(Application Number)	Filing Date	(Status-patented, pending, abandoned)

I hereby appoint Timothy N. Trop, Reg. No. 28,994; Fred G. Pruner, Jr., Reg. No. 40,779 and Dan C. Hu, Reg. No. 40,025 my patent attorneys, of TROP, PRUNER & HU, P.C., with offices located at 8554 Katy Freeway, Ste. 100, Houston, TX 77024, telephone (713) 468-8880, and Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Sean Fitzgerald, Reg. No. 32,027; David J. Kaplan, Reg. No. 41,105; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; and Charles K. Young, Reg. No. 39,425; my patent attorneys, of INTEL CORPORATION; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Timothy N. Trop, TROP, PRUNER & HU, P.C., 8554 Katy Freeway, Ste. 100, Houston, TX 77024 and direct telephone calls to Timothy N. Trop, (713) 468-8880.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: **JUN SHI**	
Inventor's Signature:	Date: 5/18/2000
Residence: **SAN JOSE, CALIFORNIA**	Citizenship: **P.R. CHINA**
Post Office Address: **6121 YEADON WAY, SAN JOSE, CALIFORNIA 95119**	
Full Name of Second/Joint Inventor: **ANIMESH MISHRA**	
Inventor's Signature:	Date: 5/18/2000
Residence: **MILPITAS, CALIFORNIA**	Citizenship: **U.S.**
Post Office Address: **1313 CHEWPON AVENUE, MILPITAS, CALIFORNIA 95035**	

INTL-0360 -US (P8579)